1. S. Mitra, E.J. McCluskey, in Which Concurrent Error Detection Scheme to Choose? (No. 00CH37159) (Atlantic City, NJ, USA, 2000), pp. 985–994. https://doi.org/10.1109/TEST.2000.894311
2. S. Matakias, Y. Tsiatouhas, A. Arapoyanni, Th. Haniotakis, A circuit for concurrent detection of soft and timing errors in digital CMOS ICs. J. Electron. Test. Theory Appl. 20(5), 523–531 (2004)
3. D. Ernst et al., in Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation (San Diego, CA, USA, 2003), pp. 7–18
4. S. Valadimas, A. Floros, Y. Tsiatouhas, A. Arapoyanni, X. Kavousianos, The time dilation technique for timing error tolerance. IEEE Trans. Comput.. 63(5), 1277–1286 (2014)
5. H. Quinn, Z. Baker, T. Fairbanks, J.L. Tripp, G. Duran, Robust duplication with comparison methods in microcontrollers. IEEE Trans. Nucl. Sci. 64(1), 338–345 (2017)