1. W.C. Athas, L.J. Svensson, Reversible logic issues in adiabatic CMOS, in Procedding of Workshop On Physics And Computation (1994), pp. 111–118
2. T. Suguna, M.J. Rani, Analysis of combinational circuits using positive feed back adiabatic logic. Int. J. Innov. Technolol. Explore Eng. 8(8), 3390–3399 (2019)
3. M. Taheri, R. Akbar, F. Safaei, M. Hossein. Comparative analysis of adiabatic full adder cells in CNFET technology. Int. J. Eng. Sci. Technol. 19(4), 2119–2128 (2016)
4. A.N. Manoj Sharma, Cp-adiabatic gated logic (CPLAG) Xor gate, in Procedding of International Conference on Advances in Computing, Communications and Informatics, vol. 4, no. 6 (2013), pp. 1–10
5. P. Saxena, An adiabatic approach for low power full adder design. Int. J. Comput. Sci. Eng. 3(9), 3207–3221 (2011)