Publisher
Springer Nature Singapore
Reference8 articles.
1. Sobarad SM, Sarkar S (2016) FPGA Implementation of high speed and low area four port network-on-chip (NoC) router. IOSR J VLSI Signal Process (IOSR-JVSP) 6(6), Ver. III:52–57
2. Veadesh B, Venkatapragadeesh B (2018) Design and analysis of an efficient 3D – Network on – chip (NoC) router”. Int Conf Recent InnovElectr, Electron Commun Eng (ICRIEECE)
3. Sastry Hari SK, Shroff S (2006) Efficient building blocks for reversible sequential circuit design. In: 49th IEEE international Midwest symposium on circuits and systems, vol 2, 6–9 Aug 2006
4. Opoku Agyeman M, Ahmadinia A (2011) Low power heterogeneous 3D networks-on-chip architectures. In: 2011 international conference on high performance computing & simulation, 04–08 July 2011. pp 533–538
5. Bhattacharya S, Sen A (2019) Power and delay analysis of logic circuits using reversible gates. Int J Latest Technol Engi-Neering, Manag Appl Sci (IJLTEMAS) VIII(XII):54–63