Hybrid 4:16 Decoder Using Variable Bias GDI Technique
Author:
Kandasamy NehruORCID,
Sanjeevaiah ChethanaORCID,
Telagam NagarjunaORCID,
Merisala Ramya
Publisher
Springer Singapore
Reference18 articles.
1. R. Uma, J. Ponnian, P. Dhavachelvan, new low power adders in self resetting logic with gate diffusion input technique. J. King Saud Univ. Eng. Sci. 29(2), 118–134 (2017)
2. R. Goyal, S. Sharma, in Design and Analysis Four Bit Hybrid Full Adder Cell Using Gate Diffusion Input Technique and Domino Logic. 2017 4th IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON) (IEEE, 2017), pp. 543–548
3. E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications. Comp. Elec. Eng. 69, 142–157 (2018)
4. A. Askhedkar, G. Agrawal, Low power, low area digital modulators using gate diffusion input technique. J. King Saud Univ. Eng. Sci. 31(3), 245–252 (2019)
5. S. Radhakrishnan, T. Nirmalraj, An enhanced Gate Diffusion Input technique for low power applications. Microelectron. J. 93, 104621 (2019)