1. S. Mmutoh, T. Douseki, Y. Matsuya, T. Aoki Membr, S. Shigematsu, J. Yamada, I- V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J.Solid state Circuits 30, 847–84(1995)
2. A.J. Drake, N. Zamdmer, K.J. Nowka, R. Brown, Analysis of he impact of gate body signal phase on DTMOS inverters in 0.13um PD-SOI, in IEEE International SOI conference (2003), pp. 99–100
3. N. Hanchate, N. Ranganathan, Lector: a technique for leakage reduction in CMOS circuits. IEEE Trans. VLSI Integr. Sys. 22,196–205 (2004)
4. K. Hun, V.J. Mooney, Sleepy keeper:a new approach to low-leakage power VLSI design. in Proceedings of 2006nIFIP International Conference on Very Large Scale Integration (2006), pp. 367–372
5. P. Laxmikanthan, A. Nunez, A novel methodology to reduce leakage power in CMOS complementary circuits: PATMOS (2006), pp. 614-623