Author:
Martin Grant,Madhusudana Suhas,Efland Greg,Kustov Vadim
Publisher
Springer Nature Singapore
Reference48 articles.
1. Abudaqa AA, Al-Kharoubi TM, Mudawar MF, Kobilica A. Simulation of ARM and x86 microprocessors using in-order and out-of-order CPU models with Gem5 simulator. In: 2018 5th international conference on Electrical and Electronic Engineering (ICEEE), May 2018. IEEE, Istanbul, Turkey, pp 317–322
2. Arm IP. Exchange portal web page (2021). https://ipx.arm.com
3. BDTi Inc (2020). https://www.bdti.com. Accessed 5 Oct 2020
4. Bellard F (2005) Qemu, a fast and portable dynamic translator. In: Proceedings of the USENIX annual technical conference, Anaheim, 2005. pp 41–46
5. Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The gem5 Simulator. In: SIGARCH Computer Architecture News, 39, 2 (May 2011), 1–7. https://doi.org/10.1145/2024716.2024718