1. Lecture Notes in Computer Science;O Acıiçmez,2006
2. Alfs, G., Knupffer, N.: Intel fact sheet: Intel corporation’s multicore architecture briefing (2008). https://www.intel.com/pressroom/archive/releases/2008/20080317fact.htm
3. Amid, A., et al.: Chipyard: integrated design, simulation, and implementation framework for custom SoCs. IEEE Micro 40(4), 10–21 (2020)
4. Asanović, K., et al.: The Rocket chip generator. Technical report. UCB/EECS-2016-17, University of California, Berkeley (2016)
5. Berg, C.: PLRU cache domino effects. In: Proceedings of the International Workshop on Worst-Case Execution Time Analysis (WCET) (2006)