1. Hurst, S.L.: VLSI testing-digital and mixed analogue/digital techniques. The Institute of Electrical Engineers, London, United Kingdom (1998)
2. Dunbar, C., Nepal, K.: Using platform FPGAs for fault emulation and test-set generation to detect stuck-at faults. JCP 6, 2335–2344 (2011)
3. Bushnel, M.L., Agrawal, V.D.: Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Kluwer Academic Pubs., New York, Boston, Dordrecht, London, Moscow (2002)
4. Wang, L.T., Wu, C.W., Wen, X.: VLSI Test Principles and Architectures: Design for Testability. Elsevier, San Francisco (2006)
5. Parreira, A., Teixeira, J. P., Santos, M.B.: A novel approach to FPGA-based hardware fault modeling and simulation. In: Proceedings of the Design and Diagnostics of Electronic Circuits and Syst. Workshop, pp. 17–24 (2003)