1. Mayfield, M.J., O’connell, F.P., Ray, D.S.: Cache prefetching of L2 and L3. Google Patents (2002)
2. Hwang, K., Jotwani, N.: Advanced Computer Architecture, Third edn. McGraw-Hill Education, New York City (2016)
3. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, Sixth edn, pp. 78–148. Morgan Kaufmann Publishers Inc., San Francisco (2017)
4. Chang, M.T.: Technology implications for large last-level caches. Dissertation, University of Maryland at College Park 2013 (2013)
5. Chang, M.T., Rosenfeld, P., Lu, S.-L., Jacob, B.: Technology comparison for large last-level caches (L3Cs): low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. In: 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pp. 143–154 (2013).
https://doi.org/10.1109/hpca.2013.6522314