Author:
Singh Pragati,Maity Niladri Pratap,Dhar Rudra Sankar,Baishya Srimanta
Publisher
Springer Nature Singapore
Reference23 articles.
1. S. Okhonin, M. Nagoga, E. Carman, R. Beffa and E. Faraoni, New generation of Z-RAM. In 2007 IEEE International Electron Devices Meeting, Washington, DC, USA, (2007) pp. 925–928. https://doi.org/10.1109/IEDM.2007.4419103
2. V. Sverdlov, S. Selberherr, Scalability of a second generation Z-RAM Cell: A computational study. In Proceedings of the International Conference on Computational & Experimental Engineering and Sciences (ICCES) (2010) (pp. 232–247). http://hdl.handle.net/20.500.12708/71386
3. M. G. Ertosun, H. Cho, P. Kapur, K.C. Saraswat, A nanoscale vertical double-gate single-transistor capacitorless DRAM. In IEEE Electron Device Letters 29(6), 615–617 (2008). https://doi.org/10.1109/LED.2008.922969
4. D. Resnati et al., Modeling of dynamic operation of T-RAM cells. In IEEE Transactions on Electron Devices 62(6), 1905–1911 (2015). https://doi.org/10.1109/TED.2015.2421556
5. A. Z. Badwan, Q. Li, D. E. Ioannou, On the nature of the memory mechanism of gated-thyristor dynamic-RAM cells. In IEEE Journal of the Electron Devices Society 3(6), 468–471 (2015). https://doi.org/10.1109/JEDS.2015.2480377