Author:
Prasad Babu K.,Sreenivasa Murthy K. E.,Giri Prasad M. N.
Publisher
Springer Nature Singapore
Reference9 articles.
1. Venkatesan C, Thabsera Sulthana M, Sumithra MG, Suriya M (2019) Design of a 16-Bit Harvard structure RISC processor in cadence 45 nm technology. In: 2019 5th international conference on advanced computing and communication systems (ICACCS), 978-1-5386-9533-3/19/$31.00 ©2019 IEEE, pp 173–178
2. Kumar RN, Chandran V, Valarmathi RS, Kumar DR. Bitstream compression for high speed embedded systems using separated split LUTs. J Comput Theor Nanosci 15(Special):1–9
3. Indu M, Arun Kumar M (2013) Design of low power pipelined RISC processor. Int J Adv Res Electr Electron Instrum Eng 2(Aug 2013):3747–3756
4. Chandran V, Elakkiya B. Energy efficient and high-speed approximate multiplier using rounding technique. J VLSI Des Sig Process 3(2, 3)
5. Sakthikumaran S, Salivahanan S, Bhaaskaran VK (2011) 16-Bit RISC processor design for convolution applications. In: IEEE international conference on recent trends in information technology, June 2011, pp 394–397