Author:
Nair Neethu B.,Anita J. P.
Publisher
Springer Nature Singapore
Reference16 articles.
1. A. Ajane, P.M. Furth, E.E. Johnson, R.L. Subramnayam, Comparison of binary and LFSR counters and efficient LFSR decoding algorithm, in Proceedings of IEEE 54th INt. Midwest Symp. Circuits Syst. (MWSCAS) (2011), pp. 1–4
2. M. Klosowski, W. Jendernalik, J. Jakusz, G. Blakiewicz, S. Szczepanski, A CMOS pixel with embedded ADC, digital CDS and gain correction capability for massively parallel imaging array. IEEE Trans. Circuits Syst. I Reg. Pap. 64(1), 38–49 (2013)
3. D.W. Clark, L.J. Weng, Maximal and near maximal shift register sequences: Efficient event counters and easy discrete logarithms. IEEE Trans. Comput. 43(5), 560–568 (1994)
4. D. Morrison, D. Delic, M.R. Yuce, J.-M. Redoute, Multistage linear feedback shift register counters with reduced decoding logic in 130-nm CMOS for large-scale array applications. IEEE Trans. VLSI. 27(1), 103–115 (2019)
5. V. Sushmita, T. Selva Muniswari, M. Pune Dharshini, S. Rathina Selvi, T. Athieswari, Design of multistage linear feedback shift register based counters using CMOS logic style. Int. J. Innov. Res. Electr. Electron. Instrum. Control Eng. 8(4), 63–69 (2020)
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献