Publisher
Springer Nature Singapore
Reference16 articles.
1. Sharma N, Chandel R (2021) Variation tolerant and stability simulation of low power SRAM cell analysis using FGMOS. Int J Model Simul Sci Comput 12(04):2150029
2. Dubey AK, Nagaria RK (2019) Design and analysis of an energy-efficient high-speed CMOS double-tail dynamic comparator with reduced kickback noise effect. J Circ Syst Comput 28(09):1950157
3. Varshney V, Dubey AK, Kumar A, Pal PK, Nagaria RK (2018) Design of power efficient low-offset dynamic latch comparator using 90nm CMOS process. In: 2018 3rd international innovative applications of computational intelligence on power, energy and controls with their impact on humanity (CIPECH). IEEE, pp 229–233
4. Kang SM, Leblebici Y (2003) CMOS digital integrated circuits. In: Tata McGraw-Hill Education
5. Hosamani R, Kalasur A, Bhat A (2020) Design and analysis of 1-Bit SRAM. Int J Eng Res Technol (IJERT) 09(09)