1. Kailuke AC, Agarwal P, Kshirsagar RV (2016) Design of high speed, low power frequency dividers for high speed frequency synthesizer in 0.18 micrometer CMOS process. Indian J Appl Res 6(4)
2. Wong JMC, Cheung VSL, Luong HC (2003) A 1-V 2.5-MW 5.2 GHz frequency divider in a 0.35 micrometer CMOS process. IEEE J Solid State Circ 38(10)
3. Wang H (2000) A 1.8-V 3-MW 16.8-GHz frequency divider in 0.25 micrometer CMOS. In: IEEE international solid-state circuits conference digest of technical papers, pp 196–197
4. Fuse T et al (2000) A 1.1-V SOI CMOS frequency divider using body-inputting SCL circuit technology. In: IEEE international SOI conference, pp 106–107
5. Razavi B, Lee KF, Yan RH (1995) Design of high speed, low power frequency dividers and phase-locked loops in deep submicron CMOS. IEEE J Solid State Circ 30(2)