1. He S, Torkelson M (1996) A new approach to pipeline FFT processor. In: Proceedings of the 10th international parallel processing symposium, IPPS, pp 766–770, 15–19 April 1996
2. Hsiao C-F, Chen Y, Lee C-Y (2010) A generalized mixed-radix algorithms for memory based FFT processor. IEEE Trans Circ Syst II Express Briefs 57:26–30
3. Oh J-Y, Lim M-S (2005) New radix-2 to the 4th power pipeline FFT processor. IEICE Trans Electron E88-C(8)
4. Lin YW et al (2005) A 1-GS/s FFT/IFFT processor for UWB applications. IEEE J Solid-state Circ 40(8):1726–1735. MDF
5. Yang C-H, Yu s-H, Markovic D (2012) Power and area minimization of reconfigurable FFT processors 3GPP-LTE example. IEEE J Solid Circ 47(3):756–768