1. Koppad D, Hiremath S. Low power 1-bit full adder circuit using modified gate diffusion input (GDI). In: Conference on first international micro and nano technologies
2. Uma R, Davachelvan P. Low power and high speed adders in modified gate diffusion input technique. In: Computer networks & communications (NetCom)
3. Esther Rani T, Asha Rani M, Rao R (2011) Area optimized low power arithmetic and logic unit. 978-1-4244-8679-3/11/$26.00 ©2011, IEEE
4. Wolf W (1998) Modern VLSI design—systems on silicon. Prentice Hall
5. Tsividis Y (1999) Operation and modeling of the MOS transistor. Mc Graw-Hill