1. Razavi, B.: Challenges in the design high-speed clock and data recovery circuits. IEEE Commun. Mag. 40(8), 94–101 (2002)
2. Kang, J.-K, Kim, D.-H.: A CMOS clock and data recovery with two-XOR phase-frequency detector circuit. In: The 2001 IEEE International Symposium on Circuits and Systems, 2001. ISCAS 2001, vol. 4. IEEE (2001)
3. Hogge, C.: A self correcting clock recovery circuit. J. Lightw. Technol 3(6), 1312–1314 (1985)
4. Soliman, S., Yuan, F., Raahemifar, K.: An overview of design techniques for CMOS phase detectors. In: IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002, vol. 5. IEEE (2002)
5. Buchanan, S., Bonello, J.: Phase Locked Loop Integrated Circuit (2015)