PGRDP: Reliability, Delay, and Power-Aware Area Minimization of Large-Scale VLSI Power Grid Network Using Cooperative Coevolution-Reference-Cited by-同舟云学术

PGRDP: Reliability, Delay, and Power-Aware Area Minimization of Large-Scale VLSI Power Grid Network Using Cooperative Coevolution

Published:2019-04-24 Issue: Volume: Page:69-84
ISSN:1860-949X
Container-title:Studies in Computational Intelligence
language:
Short-container-title:

Author:

Dey Sukanta,Nandi Sukumar,Trivedi Gaurav

Publisher

Springer Singapore

Link

http://link.springer.com/content/pdf/10.1007/978-981-13-7334-3_6

Reference17 articles.

1. Dey, S., Nandi, S., Trivedi, G.: Markov chain model using Lévy flight for VLSI power grid analysis. In: Proceedings of VLSID, pp. 107–112 (2017)

2. Tan, S.X.D., Shi, C.J.R., Lee, J.C.: Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings. IEEE TCAD 22(12), 1678–1684 (2003)

3. Wang, T.Y., Chen, C.P.: Optimization of the power/ground network wire-sizing and spacing based on sequential network simplex algorithm. In: Proceedings of ISQED, pp. 157–162 (2002)

4. Zeng, Z., Li, P.: Locality-driven parallel power grid optimization. IEEE TCAD 28(8), 1190–1200 (2009)

5. Zhou, H., Sun, Y., Tan, S.X.D.: Electromigration-lifetime constrained power grid optimization considering multi-segment interconnect wires. In: Proceedings of ASP-DAC, pp. 399–404 (2018)

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design;2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI);2021-07

2. Evaluating genetic algorithms through the approximability hierarchy;Journal of Computational Science;2021-07

3. ReFIT: Reliability Challenges and Failure Rate Mitigation Techniques for IoT Systems;Innovations for Community Services;2019-12-15