1. Divakara SS, Patilkulkarni S, Prasanna Raj C (2018) High speed area optimized hybrid da architecture for 2d-dtcwt. Int J Image Graph 18(1): 1850004
2. Mohan M, Satyanarayana SP (2014) Modified distributive arithmetic based 2d-dwt for hybrid (neural network-dwt) image compression. Glob J Comput Sci Technol F Graph Vision 14(2) Version 1.0
3. Huang Q, Wang Y, Chang S (2011) High-performance FPGA implementation of discrete wavelet transform for image processing. 978-1-4244-6554-5/11/$26.00©2011. IEEE
4. Behari Srivastava J, Pandey RK, Jain J (2013) Efficient multiplier-less design for 1-d dwt using 9/7 filter based on neda scheme. Int J Innov Res Comput Commun Eng 1(4)
5. Martina M, Masera G, Roch MR, Piccinini G (2015) Result-biased distributed-arithmetic-based filter architectures for approximately computing the DWT. IEEE Trans Circ Syst I Regul Pap 62(8)