1. Lau, J.H. 2013. Through-Silicon Vias for 3D Integration. New York: McGraw-Hill.
2. Lau, J.H. 2011. Reliability of RoHS Compliant 2D & 3D IC Interconnects. New York: McGraw-Hill.
3. Lau, J.H., C.K. Lee, C.S. Premachandran, and A. Yu. 2010. Advanced MEMS Packaging. New York: McGraw-Hill.
4. Moore, G. 1965. Cramming More Components Onto Integrated Circuits. Electronics 38 (8): 114–117.
5. Lau, J.H., P. Tzeng, C. Lee, C. Zhan, M. Li, J. Cline, K. Saito, Y. Hsin, P. Chang, Y. Chang, J. Chen, S. Chen, C. Wu, H. Chang, C. Chien, C. Lin, T. Ku, R. Lo, and M. Kao. 2014. Redistribution Layers (RDLs) for 2.5D/3D IC Integration. IMAPS Journal of Microelectronics and Electronic Packaging 11 (1): 16–24.