Author:
Kokkiligadda Keerthi Sagar,Gupta Yogendra,Bhargava Lava
Reference18 articles.
1. Sayed, N., Oboril, F., Bishnoi, R., Tahoori, M.B.: Leveraging systematic unidirectional error-detecting codes for fast STT-MRAM cache. In: 2017 IEEE 35th VLSI Test Symposium (VTS), Las Vegas, NV, pp. 1–6 (2017)
2. Sun, G., Dong, X., Xie, Y., Li, J., Chen, Y.: A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, Raleigh, NC, pp. 239–249 (2009)
3. Meggitt, J.: Error correcting codes and their implementation for data transmission systems. IRE Trans. Inf. Theory 7(4), 234–244 (1961)
4. Sun, H., Liu, C., Min, T., Zheng, N., Zhang, T.: Architectural exploration to enable sufficient MTJ device write margin for STT-RAM based cache. IEEE Trans. Magn. 48(8), 2346–2351 (2012)
5. Azad, Z., Farbeh, H., Monazzah, A.M.H., Miremadi, S.G.: AWARE: adaptive way allocation for reconfigurable ECCs to protect write errors in STT-RAM caches. IEEE Trans. Emerg. Top. Comput. PP(99), 1 (2017)