1. A.B. Ahmed, High-performance scalable photonics on-chip network for many-core systems-on-chip, Ph.D. Thesis, Gradute school of Computer Science and Engineering, The University of Aizu, March 2016
2. A.B. Ahmed, A. Ben Abdallah, Graceful deadlock-free fault-tolerant routing algorithm for 3d network-on-chip architectures. J. Parallel Distrib. Comput. 74(4), 2229–2240 (2014)
3. K. Kim, H.Y. Kim, T.G. Kim, Top-down retargetable framework with token-level design for accelerating simulation time of processor architecture. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E86-A(12), 3089–3098 (2003)
4. J. Kim, C. Nicopoulos, D. Park, V. Narayanan, M.S. Yousif, C.R. Das, A gracefully degrading and energy-efficient modular router architecture for on-chip networks, in Proceedings of the 33rd International Symposium on Computer Architecture (2006), pp. 138–149
5. R. Mullins, A. West, S. Moore, Low-latency virtual-channel routers for on-chip networks, in Proceedings of the 31st International Symposium on Computer Architecture (2004), pp. 188–197