1. H.H. Radamson et al., The challenges of advanced CMOS process from 2D to 3D. Appl. Sci. 7, 1047 (2017)
2. T. Ghani et al., A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors, in 2003 IEEE International Electron Devices Meeting (2003), pp. 11.6.1–11.6.3
3. G. Eneman et al., Stress simulations for optimal mobility group IV p- and nMOS FinFETs for the 14 nm node and beyond, in 2012 International Electron Devices Meeting (2012), pp. 6.5.1–6.5.4
4. H.S. Yang et al., Dual stress liner for high performance sub-45 nm gate length SOI CMOS manufacturing, in IEDM Technical Digest. 2004 International Electron Devices Meeting (2004), pp. 1075–1077
5. T. Sugii et al., High-performance low operation power transistor for 45 nm node universal applications, in 2006 Symposium on VLSI Technology Digest (2006). pp. 156–157