1. Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 167 (2004)
2. Kang, S.M., Leblebici, Y.: CMOS Digital Intrigated Circuit: Analysis and Design, 3rd edn. McGraw-Hill, New York (2003)
3. Singh, J., Mohanty, S.P., Pradhan, D.K.: Robust SRAM Design and Analysis. Springer, Heidelberg, p. 13. ISBN 978-1-4614-0818-5 (eBook)
4. Roy, K., Mukhopadhyay, S., Meimand, H.M.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91(2) (2003)
5. Povlov, A., Semenov, O., Sachdev, M.: Sub-quarter micron SRAM cells stability in low voltage operations: a comparative analysis. In: IEEE International Integrated Reliability Workshop Final Report, pp. 168–171, 21–24 October 2002