1. K.L.V. Ramana Kumari, M. Asha Rani, N. Balaji, B. Niharika Goud, FPGA implementation of active neighborhood pattern sensitive fault testing using tiling method. Int. J. Innovative Technol. Exploring Eng. (IJITEE) IX(I) (2019). ISSN: 2278-3075
2. R.S. Sable, R.P. Saraf, R.A. Parekhj, A.N. Chandorkar, Built-in self-test technique for selective detection of neighborhood pattern sensitive faults in memories, in Proceedings of the 17th International Conference on VLSI Design (VLSID’04) (IEEE, 2004), pp. 1–4. 1063-9667
3. R.R. Julie, W.H. Wan Zuha, R.M. Sidek, 12N test procedure for NPSF testing and diagnosis for SRAMs, in ICSE 2008 Proceedings, Johor Bahru, Malaysia (IEEE, 2008), pp. 430–435. 1-4244-2561-7
4. M. Parvathi, T. Himasree, T. Bhavyasree, Novel test methods for NPSF faults in SRAM. IEEE xplore-2018
5. J.R. Rusli, R.M. Sidek, W.H. Wan Zuha, Development of automated neighborhood pattern sensitive fault syndrome generator for SRAM, in ICSE 2012 Proceedings, Kuala Lumpur, Malaysia (IEEE, 2012), pp. 482–485. 978-1-4673-2396-3