1. Filipek, M., Mukharjee, N., Mrugalski, G.: Low power programmable PRPG with test compression capabilities. IEEE Trans. Very Large Scale Integr. 23(6), 1063–1076 (2015)
2. Gerstendorfer, S., Wunderlich, H.: Minimized power consumption for scan-based BIST. In: Proceedings of International Test Conference (ITC), pp. 77–84 (1999)
3. Touba, N.A.: Survey of test vector compression techniques. IEEE Design Test 23(4), 294–303 (2006)
4. Wang, S., Gupta, S.K.: DS-LFSR: a BIST TPG for low switching activity. IEEE Trans. Comput. Aided Design Integr. Circ. Syst. 21(7), 842–851 (2002)
5. Girard, P., Guiller, L., Landrault, C., Pravossoudovitch, S., Wunderlich, H.-J.: A modified clock scheme for a low power BIST test pattern generator. In: Proceedings of the 19th IEEE VLSI Test Symposium (VTS), pp. 306–311 (2001)