1. Lamba, A. K., Student, M., & Assistant, B. B. S. (2014). Performance analyses of speculative virtual channel router for network-on-chip. European Scientific Journal, 3, 246–251.
2. Tran, A. T., & Baas, B. M. (2014). Achieving high-performance on-chip networks with shared-buffer routers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(6), 1391–1403.
3. Cota, E., Frantz, A. P., Kastensmidt, F. L., Carro, L. & Cassel, M. (2007). Crosstalk- and SEU-aware networks on chips. IEEE Design and Test of Computers, 24, 340–350.
4. Arjunan, A., & Manilal, K. (2013). Noise tolerant and faster on chip communication using Binoc model. International Journal of Modern Engineering Research (IJMER), 3(5), 3188–3195.
5. Khodwe, A., & Bhoyar, C. N. (2013). Efficient FPGA based bidirectional network on chip router through virtual channel regulator. International Journal of Advances in Engineering Sciences, 3(3), 82–87.