1. Behera D Patnaik A, Barik P, K, Rath GS (2020) VLSI implementation of digital filter using novel RTSD adder and booth multiplier. Int J Eng Adv Technol 9:4131–4139
2. Mittal A, Nandi A, Yadav D (2017) Comparative study of 16-order FIR filter design using different multiplication techniques. Inst Eng Technol IET Circ Devices Syst 11:196–200
3. Kumar A, Agarwal RP (2018) Simulation & implementation of efficient multiplier circuits. In: Proceedings of 2nd international conference on recent multidisciplinary research (ICRMR-2018). Asian Institute of Technology Conference Centre, Thailand, pp 1–6, 23–24, November 2018. Published in The Online International Interdisciplinary Research Journal (OIIRJ) 8(2):104–111. ISSN 2249-9598), UGC J. No. 46964
4. Kumar A, Agarwal RP (2019) Complex multiplier: implementation using efficient algorithms for signal processing application. Int J of Recent Technol Eng 8:1235–1239. ISSN 2277-3878, UGC J. No. 49239
5. Sharma V, Kumar A (2017) Design, implementation & performance of vedic multiplier for different bit lengths. Int J Innov Res Comput Commun Eng 5(4):7912–7919. ISSN 2320-9801(O), 2320-9798(P)