1. Nisha RM (2016) High speed level shifter design for low power application using 45 nm technology. IEEE Trans Very Large Scale Integr (VLSI) Syst 13(9):1103–1107
2. Wang W-T, Ker M-D, Chiang M-C, Chen C-H (2001) Level shifters for high-speed 1–3.3V interfaces in a 0.13 µm Cu-interconnection/low-k CMOS technology. In: International symposium on VLSI technology, systems, and applications, pp 307–310, IEEE
3. Han S-M, Nam W-J, Park H-S, Kim S-J, Park K-C, Han M-K (2006) A low power wide range CMOS poly-Si level shifter for active matrix display. In: Proceedings of Asian symposium on information display (ASID), New Delhi
4. Kumar M, Arya SK, Pandey S (2010) Level shifter design for low power applications. Int J Comput Sci Inf Technol (IJCSIT) 2(5)
5. Gupta Shweta, Kumar Manoj (2013) CMOS voltage level-up shifter—a review. Int J Adv Eng Sci 3:71–74