1. Carstenschmid, F.L., Carlo, L., Rice, R., et al.: Fault-Tolerant Technology of SRAM-Based FPGA. China Aerospace Publishing House, Beijing (2009)
2. Biwei, L.: Modeling and Hardening of Single Event Effect in Integrate Circuit. National University of Defense Technology, Changsha (2009)
3. Michel, H., Belger, A., Lange, T., et al.: Read back scrubbing for SRAM FPGAs in a data processing unit for space instruments. Adaptive Hardware & Systems 1–8 (2015)
4. Ningfang, S., Jiaomei, Q., Xiong, P., et al.: Evaluating SEU effects in SRAM-based FPGA with bit-by-bit upset fault injection. J. Beijing Univ. Aeronautics Astronautics 38(10), 1285–1289 (2012)
5. Xiong, P., Wei, D., Zhengguo, Y., et al.: Simulation and evaluation of SEU effects in SRAM-based FPGA with random fault injection. Microelectron. Comput. 35(7), 23–27 (2018)