1. Zhang Z, Delgado-Frias JG (2011) Low power and metallic CNT tolerant CNTFET SRAM design. In: 11th IEEE International conference on nanotechnology, Portland Marriott, vol A247, pp 1177–1182
2. Prasad R, Madhavi BK, Lal Kishore K (2011) Design of low write-power consumption SRAM cell based on CNTFET at 32 nm technology. Int J VLSI Design Commun Syst (VLSICS) 2:167–177
3. Prasad R, Madhavi BK, Lal Kishore K (2012) Low leakage-power SRAM cell design using CNTFETs at 32 nm technology. LNICST 108:165–171
4. Murotiya SI, Matta A, Gupta A (2012) Performance evaluation of CNTFET-based SRAM cell design. Int J Electr Electron Eng (IJEEE) 2:78–83
5. Parimala Devi M, Sharmila D, Meenakshi K (2013) Comparative study of 8T SRAM cell using CMOS, FinFET and CNTFET in nanoscale technologies. Int J Electron Commun Technol 4:7–10