Author:
Choudhary Prince,Jain Atishay,Agrawal Alankrit,Mittal Poornima
Reference10 articles.
1. Allie, M., Lyons, R.: A root of less evil [digital signal processing]. IEEE Signal Process. Mag. 22(2), 93–96 (2005)
2. Hasnat, A., Bhattacharyya, T., Dey, A., Halder, S., Bhattacharjee, D.: A fast FPGA based architecture for computation of square root and Inverse Square Root. In: Devices for Integrated Circuit (DevIC), pp. 383–387. Kalyani (2017)
3. Kabuo, H., Taniguchi, T., Miyoshi, A., et al.: Accurate rounding scheme for the Newton-Raphson method using redundant binary representation. IEEE Trans. Comput. 43(1), 43–51 (1994)
4. Kwon, T., Draper, J.: Floating-point division and square root implementation using a Taylor-series expansion algorithm with reduced look-up tables. In: 51st Midwest Symposium on Circuits and Systems, Knoxville, TN, pp. 954–957 (2008)
5. Kumar, B., Raj, K., Mittal, P.: FPGA implementation and mask level CMOS layout design of redundant binary signed digit comparator. Int. J. Comput. Sci. Netw. Secur. 9(9), 107–115 (2009)