Performance Analysis of 32-Bit DADDA Multiplier Using 15–4 Compressor
Author:
Gidd Avinash, Ghasti Shivani, Jadhav Snehal, Sivasankaran K.ORCID
Publisher
Springer Singapore
Reference17 articles.
1. Momeni, A., Han, J., Montuschi, P., Lombardi, F.: Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984–994 (2015) 2. Marimuthu, R., Rezinold, Y.E., Mallick, P.S.: Design and analysis of multiplier using approximate 15–4 compressor. IEEE Access 5, 1027–1036 (2017) 3. Mody, J., Lawand, R., Priyanka, R., Sivanantham, S., Sivasankaran, K.: Study of Approximate compressors for multiplication using FPGA. In: 2015 Online International Conference on Green Engineering and Technologies (IC-GET), Coimbatore, pp. 1–4 (2015) 4. Swathi Krishna, T.U., Riyas, K.S., Premson, Y., Sakthivel, R.: 15–4 Approximate Compressor based multiplier for image processing. In: 2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI), Tirunelveli, pp. 671–675 (2018) 5. Chanda, S., Guha, K., Patra, S., Singh, L.M., Lal Baishnab, K., Kumar Paul, P.: An energy efficient 32 Bit approximate Dadda multiplier. In: 2020 IEEE Calcutta Conference (CALCON), Kolkata, India, pp. 162–165 (2020)
|
|