Author:
Selvi C. Thirumarai,Amudha J.,Sankarasubramanian R. S.
Reference9 articles.
1. Sohn, J., Swartzlander, E.E., Jr.: A fused floating-point three-term adder. IEEE Trans. Circuits Syst. I Regul. Pap. 61, 2842–2850 (2014)
2. Swartzlander, E.E., Jr., Saleh, H.H.: FFT implementation with fused floating-point operations. IEEE Trans. Comput. 61, 284–288 (2013)
3. Grover, N., Soni, M.K.: Design of FPGA based 32-bit floating point arithmetic unit and verification of its VHDL code using MATLAB. I. J. Inf. Eng. Electron. Bus. 6, 1–14 (2014)
4. Rami Reddy, C., HomaKesav, O., Maheswara Reddy, A.: High speed single precision floating point unit implementation using Verilog. Int. J. Adv. Electron. Comput. Sci. 2(8), 803–808 (2015) ISSN: 2393–2835
5. Chittaluri, B.: Implementation of area efficient IEEE-754 double precision floating point arithmetic unit using Verilog. Int. J. Res. Stud. Sci. Eng. Technol. 2(12), 15–21 (2015)