1. R. Zimmermann, Binary adder architectures for cell-based VLSI and their synthesis, Ph.D. Thesis, Swiss Federal Institute of Technology, Zurich, 1997
2. J.M. Rabaey, A. Chandrakasan, B. Nikolic, in Digital Integrated Circuits, a Design Perspective (2nd Prentice Hall, Englewood Cliffs, NJ, 2002)
3. J. Uyemura, in CMOS Logic Circuit Design (1999). ISBN 0-7923-8452-0
4. N. Weste, K. Eshragian, in Principles of CMOS VLSI Design: A Systems Perspective (Addison-Wesley, 1993)
5. P. Balasubramanian, D. Maskell, Hardware efficient approximate adder design, in TENCON 2018–2018 IEEE Region 10 Conference (IEEE, October, 2018), pp. 0806–0810