1. J. Cong, Y. Ding, FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. CAD 13(1), 1–12 (1994)
2. J. Cong, Y. Hwang, Simultaneous depth and area minimization in LUT-based FPGA mapping, in Proceedings of FPGA’95 (1995), pp. 68–74
3. J. Cong, J. Peck, Y. Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, in Proceedings of FPGA’96 (1996), pp. 137–143
4. D. Chen, J. Cong, DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs, in Proceedings of ICCAD2004 (2004), pp. 752–759
5. J. Lamoureux, S.J.E. Wilton, On the interaction between power-aware computer-aided design algorithms for field-programmable gate arrays. J. Low Power Electron. (JOLPE) 1(2), 119–132 (2005)