Author:
Amagasaki Motoki,Shibata Yuichiro
Reference71 articles.
1. I. Kuon, R. Tessier, J. Rose, FPGA architecture: survey and challenges. Foundat. Trends Electron. Des. Automat. 2(2), 135–253 (2008)
2. J.S. Rose, R.J. Francis, D. Lewis, P. Chow, Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency. IEEE J. Solid-State Circ. 25(5), 1217–1225 (1990)
3. Xilinx Corporation, Virtex 4 family overview DS112 (Ver.1.4), Mar 2004
4. Altera Corporation, Stratix Device Handbook, vol. 1 (2005)
5. E. Ahmed, J. Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 12(3) (2004)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献