Author:
Vaidya Maitreyee,Ingale Vaishali,Agarwal Vanita
Publisher
Springer Nature Singapore
Reference7 articles.
1. Iyengar S, Shrinivasan L (2018) Power, performance and area optimization if I/O design. In: International Conference on Inventive Research in Computing Applications (ICIRCA 2018)
2. Butzen PF, Rosa Ls, Filho EJDC, Moura DS, Reis AI, Ribas RP (2008) Subthreshold and gate leakage estimation in complex gates. Research Gate
3. Gayathri S, Taranath TC (2017) RTL synthesis of case study using design compiler. In: 2017 International Conference on Electrical, Electronics, Communication, Computer and Optimization Techniques (ICEECCOT).
4. Malviya R, Jayanth B, Puri A (2013) Scaling—its effect on leakage reduction 2013 Research Gate
5. Dobrescu L, Petrov M, Dobrescu D, Ravariu C (2000) Threshold voltage extraction methods for MOS transistors. IEEE