Author:
Zhou Hongwei,Deng Rangyu,Feng Quanyou,Ni Xiaoqiang,Dou Qiang
Reference27 articles.
1. Koomey, J.: Estimating Total power consumption by servers in the U.S. and the World. Lawrence Berkeley National Laboratory, USA (2007)
2. 288 Mb SIO Reduced Latency (RLDRAM II) Datasheet [DB/OL] (2003). http://www.micron.com
3. Kalla, R., Sinharoy, B., Starke, W., Floyd, M.: POWER7: IBM’s next-generation server processor. IEEE Micro 30(2), 7–15 (2010)
4. Zhao, W., Belhaire, E., Mistral, Q., et al.: Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic–CMOS design. In: IEEE International Behavioral Modeling and Simulation Workshop, pp. 40–43 (2006)
5. Sun, G., Dong, X., Xie, Y., Li, J., Chen, Y.: A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In: High Performance Computer Architecture, pp. 239–249, February 2009