1. Bang, S., Han, K., Kahng, A.B., Luo, M.: Delay uncertainty and signal criticality driven routing channel optimization for advanced dram products. In: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 697–704. IEEE (2016)
2. Becer, M.R., et al.: Postroute gate sizing for crosstalk noise reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(12), 1670–1677 (2004)
3. Becer, M.R., Blaauw, D., Panda, R., Hajj, I.N.: Pre-route noise estimation in deep submicron integrated circuits. In: Proceedings International Symposium on Quality Electronic Design, pp. 413–418. IEEE (2002)
4. Chakraborty, M., Chakrabarti, A., Mitra, P., Saha, D., Guha, K.: Pre-layout module wise decap allocation for noise suppression and accurate delay estimation of SoC. In: 2016 20th International Symposium on VLSI Design and Test (VDAT), pp. 1–6. IEEE (2016)
5. Franzini, B., Forzan, C., Pandini, D., Scandolara, P., Dal Fabbro, A.: Crosstalk aware static timing analysis environment. SNUG Europe 2001 (2000)