1. Mahapatra, N.R., Tareen, A., Garimella, S.V.: Comparison and analysis of delay elements. In: The 2002 45th Midwest Symposium on Circuits and Systems, MWSCAS 2002, Tulsa, OK, USA, p. II (2002).
https://doi.org/10.1109/MWSCAS.2002.1186901
2. Jovanovic, G.S., Stojcev, M.K.: Linear current starved delay element. In: International Scientific Conference on Information Communication and Energy Systems and Technologies (2005)
3. Moon, Y., Choi, J., Lee, K., Jeong, D.-K., Kim, M.-K.: An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance. IEEE J. Solid-State Circ. 35(3), 377–384 (2000).
https://doi.org/10.1109/4.826820
4. Jasielski, J., Kuta, S., Machowski, W., Kołodziejski, W.: An analog dual delay locked loop using coarse and fine programmable delay elements. In: Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013, Gdynia, pp. 185–190 (2013)
5. Lu, C., Hsieh, H., Lu, L.: A 0.6 V low-power wide-range delay-locked loop in 0.18
$$\upmu $$
m CMOS. IEEE Microwave Wirel. Components Lett. 19(10), 662–664 (2009).
https://doi.org/10.1109/LMWC.2009.2029752