1. Waterman, A., Lee, Y., Patterson, D.A., Asanovic, K.: The RISC-V instruction set manual, vol. I: base user-level ISA. V2.2, ‘17
2. Hinds, C.N.: An enhanced floating point coprocessor for embedded signal processing and graphics applications. In: IEEE ACSS (1999)
3. Palekar, S., et al.: 32-bit RISC processor with floating point unit for DSP applications. In: IEEE IRTEICT (2016)
4. Lui, Y., Chiang, Y., et al.: Floating point arithmetic protocols for constructing secure data analysis application. In: 17th IEEE KES (2013)
5. Yamada, S., Ina, T., et al.: Quadruple-precision BLAS using Bailey’s arithmetic with FMA instruction: its performance and applications. In: IEEE IPDP Symposium Workshops (2017)