1. Arikan, E.: Channel polarization: a method for constructing capacity achieving codes for symmetric binary-input memoryless channels. IEEE Trans. Inf. Theory 55(7), 3051–3073 (2009)
2. Yuan, B., Parhi, K.: Low-latency successive-cancellation polar decoder architectures using 2-bit decoding. IEEE Trans. Circ. Syst. I: Regul. Pap. 61(4), 1241–1254 (2014)
3. Leroux, C., Raymond, A., Sarkis, G., Gross, W.: A semi-parallel successive-cancellation decoder for polar codes. IEEE Trans. Signal Process. 61(2), 1241–1254 (2013)
4. Yun, H., Lee, H.: Simplified merged processing element for successive cancellation polar decoder. IET Commun. 52, 270–272 (2016)
5. Mishra, A., et al.: A successive cancellation decoder ASIC for a 1024-bit polar code in 180 nm CMOS. In: IEEE Asian Solid-State Circuits Conference (A-SSCC) (2012)