1. Hedler, H., T. Meyer, and B. Vasquez, “Transfer Wafer-Level Packaging”, US Patent 6,727,576, Filed on October 31, 2001, Patented on April 27, 2004.
2. Lau, J.H. 2015. Patent Issues of Fan-Out Wafer/Panel-Level Packaging. Chip Scale Review 19: 42–46.
3. Brunnbauer, M., E. Furgut, G. Beer, T. Meyer, H. Hedler, J. Belonio, E. Nomura, K. Kiuchi, and K. Kobayashi, “An Embedded Device Technology Based on a Molded Reconfigured Wafer”, IEEE/ECTC Proceedings, May 2006, pp. 547–551.
4. Brunnbauer, M., E. Furgut, G. Beer, and T. Meyer, “Embedded Wafer Level Ball Grid Array (eWLB)”, IEEE/EPTC Proceedings, December 2006, pp. 1–5.
5. Eichelberger, C., and R. Wojnarowski, “High-density interconnect with high volumetric efficiency”, US Patent 5,019,946, Filed on September 27, 1988, Patented on May 28, 1991.