Author:
Gupta Abhinav,Kumar Amrish,Rai Sanjeev,Tripathi Rajeev
Reference18 articles.
1. Balamurugan, N.B.: A novel scaling theory for effective conductive path effect of double gate (DG) MOSFETs for nano-scale CMOS circuit design. In: International Conference on Signal Processing, Communications and Networking, 2008. ICSCN’08. IEEE (2008)
2. Wang, X., Roy, S., Asenov, A.: High performance MOSFET scaling study from bulk 45 nm technology generation. In: 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. IEEE (2008)
3. Hiblot, G.: Impact of short-channel effects on velocity overshoot in MOSFET. In: 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS). IEEE (2015)
4. Xie, Q., Jun, X., Taur, Y.: Review and critique of analytic models of MOSFET short-channel effects in subthreshold. IEEE Trans. Electron Devices 59(6), 1569–1579 (2012)
5. Panigrahy, S., Sahu, P.K.: Performance enhancement and reduction of short channel effects of nano-MOSFET by using graded channel engineering. In: 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT), IEEE (2013)