Author:
Dai Yuanyuan,Tan Chuan Seng
Reference40 articles.
1. J.H. Lau, in Reliability of ROHS-compliant 2D and 3D IC Interconnects. (McGraw-Hill, New York, 2011)
2. C. Göbl, Faltenbacher, J., Low temperature sinter technology die attachment for power electronic applications. in 2010 6th International Conference on Integrated Power Electronics Systems. (IEEE, 2010)
3. S. Chua, K.S. Siow, Microstructural studies and bonding strength of pressureless sintered nano-silver joints on silver, direct bond copper (DBC) and copper substrates aged at 300 C. J. Alloy. Compd. 687, 486–498 (2016)
4. Y. Xie et al., Rapid sintering of nano-Ag paste at low current to bond large area (>100 mm2) power chips for electronics packaging. J. Mater. Process. Technol. 255, 644–649 (2018)
5. C. Luk, Y. Chan, K. Hung, Development of gold to gold interconnection flip chip bonding for chip on suspension assemblies. Microelectron. Reliab. 42(3), 381–389 (2002)