Author:
Kumar R. Manoj,Sridevi P. V.
Reference19 articles.
1. Rad JS, Gauthas M, Hugey R (2014) Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield. IEEE Access 2:577–601
2. Choi D, Choi K, Villasenor JD (2008) New non-volatile memory structures for FPGA architectures. IEEE Trans Very Large Scale Integr Syst 16(7):874–881
3. Singh P, Vishvakarma SK (2013) Device/circuit/architectural techniques for ultra-low power FPGA design. Microelec Solid State Electron 2(A):1–15
4. Harsh, N.P., Farah, B.Y., Benton, H.C.: Subthreshold SRAM: Challenges, Design Decisions, and solutions. IEEE 60th International Midwest Symposium on Circuits and Systems, Boston, USA (2017).
5. Kursun V, Friedman EG (2006) Multi-Voltage CMOS Circuit Design. John Wiley & Sons, New York, NY, USA