Implementation of a Pipeline Large-FFT Processor Based on the FPGA
Author:
Ma Yongkui,Liang Henghao
Publisher
Springer Singapore
Reference8 articles.
1. Evans, R.J., Farrell, P.M., Felic, G.: Consumer radar: technology and limitations. In: International Conference on Radar, pp. 21–26 (2013) 2. Tang, A., Yu, L., Han, F., Zhang, Z.: CORDIC-based FFT real-time processing design and FPGA implementation. In: International Colloquium on Signal Processing, 4–6 March 2016 3. Chandrakanth, V. et al.: Novel architecture for hardware efficient FPGA implementation of real time configurable “variable point FFT” using NIOS II™. In: IEEE Radar Conference, pp. 1–4 (2009) 4. Xue, S., Wang, J., Li, Y., Peng, Q.: Parallel FFT implementation based on multi-core DSPs. In: ICCP2011, pp. 978–981 (2011) 5. Proakis, J.G., et al.: Digital Signal Processing, 4th edn. Prentice-Hall, Upper Saddle River (2006)
|
|