1. J.P. Gambino, S.A. Adderly, J.U. Knickerbocker, An overview of through-silicon-via technology and manufacturing challenges. Microelectron. Eng. 135, 73–106 (2015)
2. T. Fritzsch, P. Mackowiak, P.K. Zoschke, Through Silicon Vias – A 3D Electronic Packaging Technology, CERN EP-ESE Electronics Seminars, April 12, 2022. https://indico.cern.ch/event/1065134/attachments/2426219/4153757/2022-04-12%20Fraunhofer%20IZM-CERN%20Electronics%20Seminar.pdf
3. K.L. Tai, System-In-Package (SIP): Challenges and Opportunities. https://websrv.cecs.uci.edu/~papers/compendium94-03/papers/2000/aspdac00/pdffiles/2e_1.pdf
4. T.H. Kim, S. Yi, H.H. Seo, et al., New encapsulation process for the SIP (System in package), in Proceedings – Electronic Components and Technology Conference, (2007), pp. 1420–1424
5. D.J. Yoo, K.C. Kim, Y.H. Kwak, et al., Molded Underfill (MUF) technology development for SiP module with fine flip chip, in IMAPS 2010 – 43rd International Symposium on Microelectronics, (2010), pp. 204–211