Author:
Antwi Alexander O. A.,Ryoo Kwangki
Reference6 articles.
1. Shastry PVS, Kulkarni A, Sutaone MS (2012) ASIC implementation of AES. In: Annual IEEE India conference (INDICON), pp 1255–1259
2. Li H (2006) Efficient and flexible architecture for AES. In: IEEE proceedings—circuits, devices and systems, vol 153, no 6, pp 533–538
3. Yuanhong H, Dake L (2017) High throughput area-efficient processor for cryptography. Chin J Electron 26(3)
4. Smekal D, Frolka J, Hajny J (2016) Acceleration of AES encryption algorithm using field programmable gate arrays. In: 14th international federation of automatic control (IFAC) conference on programmable devices and embedded systems PDES 2016 Brno, vol 49, no 25, pp 384–389
5. Mali M, Novak F, Biasizzo A (2005) Hardware implementation of AES algorithm. J Electr Eng 56(9–10):265–269